Identifies a mix of bitwise operators with different levels of precedence without any parentheses, which can indicate a mistake in the intended order of operations.
module m;
logic a, b, c;
initial begin
if (a & b | c) begin end
end
endmodule
module m;
logic a, b, c;
initial begin
if ((a & b) | c) begin end
end
endmodule