Back to Design Hierarchy Report

Entity - reg_bank

Summary

Name	Location	Description
reg_bank	reg_bank.vhd#20

Instantiations

Count: 1

Name	Location	Description	Details
u4_reg_bank	mlite_cpu.vhd#235

Generics

Count: 1

Name	Type	Default value	Description
memory_type	string	“XILINX_16X”

Ports

Count: 10

Name	Mode	Type	Description
clk	in	std_logic
reset_in	in	std_logic
pause	in	std_logic
rs_index	in	std_logic_vector ( 5 downto 0 )
rt_index	in	std_logic_vector ( 5 downto 0 )
rd_index	in	std_logic_vector ( 5 downto 0 )
reg_source_out	out	std_logic_vector ( 31 downto 0 )
reg_target_out	out	std_logic_vector ( 31 downto 0 )
reg_dest_new	in	std_logic_vector ( 31 downto 0 )
intr_enable	out	std_logic

Back to Design Hierarchy Report