Back to Module Report


Instantiation - u1_cpu

Summary

Name

Architecture

Description

u1_cpu

logic

Generics

Count: 5

Name

Value

Is equal to default value?

Is set?

Description

alu_type

“DEFAULT”

memory_type

“DUAL_PORT_”

mult_type

“DEFAULT”

pipeline_stages

2

shifter_type

“DEFAULT”


Back to Module Report