Back to Module Report
Name
Architecture
Description
u1_cpu
logic
Count: 5
Value
Is equal to default value?
Is set?
alu_type
“DEFAULT”
✔
✗
memory_type
“DUAL_PORT_”
mult_type
pipeline_stages
2
shifter_type