[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - alu

## Summary

| Name | Location | Description |
| --- | --- | --- |
|alu|<linty-anchor href="//alu.vhd#16">alu.vhd#16</linty-anchor>||
## Instantiations

Count: 1

| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| u6_alu | <linty-anchor href="/mlite_cpu.vhd#269">mlite_cpu.vhd#269</linty-anchor> |  | [<img title="View Instantiation Details" src="/_static/images/icon_details.png" style="max-height: 25px; width: auto;" alt="View Instantiation Details">](module_1/instantiation_1.md) |


## Generics

Count: 1

| Name | Type | Default value | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//alu.vhd#17">alu_type</linty-anchor>|string|"DEFAULT"||
## Ports

Count: 4

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//alu.vhd#19">a_in</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//alu.vhd#20">b_in</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//alu.vhd#21">alu_function</linty-anchor>|in|alu_function_type||
|<linty-anchor href="//alu.vhd#22">c_alu</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)