[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - pc_next

## Summary

| Name | Location | Description |
| --- | --- | --- |
|pc_next|<linty-anchor href="//pc_next.vhd#16">pc_next.vhd#16</linty-anchor>||
## Instantiations

Count: 1

| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| u1_pc_next | <linty-anchor href="/mlite_cpu.vhd#182">mlite_cpu.vhd#182</linty-anchor> |  | [<img title="View Instantiation Details" src="/_static/images/icon_details.png" style="max-height: 25px; width: auto;" alt="View Instantiation Details">](module_10/instantiation_1.md) |


## Generics

Count: 0

## Ports

Count: 10

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//pc_next.vhd#17">clk</linty-anchor>|in|std_logic||
|<linty-anchor href="//pc_next.vhd#18">reset_in</linty-anchor>|in|std_logic||
|<linty-anchor href="//pc_next.vhd#19">pc_new</linty-anchor>|in|std_logic_vector ( 31 downto 2 )||
|<linty-anchor href="//pc_next.vhd#20">take_branch</linty-anchor>|in|std_logic||
|<linty-anchor href="//pc_next.vhd#21">pause_in</linty-anchor>|in|std_logic||
|<linty-anchor href="//pc_next.vhd#22">opcode25_0</linty-anchor>|in|std_logic_vector ( 25 downto 0 )||
|<linty-anchor href="//pc_next.vhd#23">pc_source</linty-anchor>|in|pc_source_type||
|<linty-anchor href="//pc_next.vhd#24">pc_future</linty-anchor>|out|std_logic_vector ( 31 downto 2 )||
|<linty-anchor href="//pc_next.vhd#25">pc_current</linty-anchor>|out|std_logic_vector ( 31 downto 2 )||
|<linty-anchor href="//pc_next.vhd#26">pc_plus4</linty-anchor>|out|std_logic_vector ( 31 downto 2 )||


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)