[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - pipeline

## Summary

| Name | Location | Description |
| --- | --- | --- |
|pipeline|<linty-anchor href="//pipeline.vhd#18">pipeline.vhd#18</linty-anchor>||
## Instantiations

Count: 0

## Generics

Count: 0

## Ports

Count: 26

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//pipeline.vhd#19">clk</linty-anchor>|in|std_logic||
|<linty-anchor href="//pipeline.vhd#20">reset</linty-anchor>|in|std_logic||
|<linty-anchor href="//pipeline.vhd#21">a_bus</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//pipeline.vhd#22">a_busD</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//pipeline.vhd#23">b_bus</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//pipeline.vhd#24">b_busD</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//pipeline.vhd#25">alu_func</linty-anchor>|in|alu_function_type||
|<linty-anchor href="//pipeline.vhd#26">alu_funcD</linty-anchor>|out|alu_function_type||
|<linty-anchor href="//pipeline.vhd#27">shift_func</linty-anchor>|in|shift_function_type||
|<linty-anchor href="//pipeline.vhd#28">shift_funcD</linty-anchor>|out|shift_function_type||
|<linty-anchor href="//pipeline.vhd#29">mult_func</linty-anchor>|in|mult_function_type||
|<linty-anchor href="//pipeline.vhd#30">mult_funcD</linty-anchor>|out|mult_function_type||
|<linty-anchor href="//pipeline.vhd#31">reg_dest</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//pipeline.vhd#32">reg_destD</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//pipeline.vhd#33">rd_index</linty-anchor>|in|std_logic_vector ( 5 downto 0 )||
|<linty-anchor href="//pipeline.vhd#34">rd_indexD</linty-anchor>|out|std_logic_vector ( 5 downto 0 )||
|<linty-anchor href="//pipeline.vhd#36">rs_index</linty-anchor>|in|std_logic_vector ( 5 downto 0 )||
|<linty-anchor href="//pipeline.vhd#37">rt_index</linty-anchor>|in|std_logic_vector ( 5 downto 0 )||
|<linty-anchor href="//pipeline.vhd#38">pc_source</linty-anchor>|in|pc_source_type||
|<linty-anchor href="//pipeline.vhd#39">mem_source</linty-anchor>|in|mem_source_type||
|<linty-anchor href="//pipeline.vhd#40">a_source</linty-anchor>|in|a_source_type||
|<linty-anchor href="//pipeline.vhd#41">b_source</linty-anchor>|in|b_source_type||
|<linty-anchor href="//pipeline.vhd#42">c_source</linty-anchor>|in|c_source_type||
|<linty-anchor href="//pipeline.vhd#43">c_bus</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//pipeline.vhd#44">pause_any</linty-anchor>|in|std_logic||
|<linty-anchor href="//pipeline.vhd#45">pause_pipeline</linty-anchor>|out|std_logic||


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)