[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - plasma

## Summary

| Name | Location | Description |
| --- | --- | --- |
|plasma|<linty-anchor href="//plasma.vhd#39">plasma.vhd#39</linty-anchor>||
## Instantiations

Count: 1

| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| u1_plama | <linty-anchor href="/plasma_3e.vhd#190">plasma_3e.vhd#190</linty-anchor> |  | [<img title="View Instantiation Details" src="/_static/images/icon_details.png" style="max-height: 25px; width: auto;" alt="View Instantiation Details">](module_12/instantiation_1.md) |


## Generics

Count: 4

| Name | Type | Default value | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//plasma.vhd#40">memory_type</linty-anchor>|string|"XILINX_16X"||
|<linty-anchor href="//plasma.vhd#41">log_file</linty-anchor>|string|"UNUSED"||
|<linty-anchor href="//plasma.vhd#42">ethernet</linty-anchor>|std_logic|'0'||
|<linty-anchor href="//plasma.vhd#43">use_cache</linty-anchor>|std_logic|'0'||
## Ports

Count: 13

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//plasma.vhd#44">clk</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma.vhd#45">reset</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma.vhd#47">uart_write</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma.vhd#48">uart_read</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma.vhd#50">address</linty-anchor>|out|std_logic_vector ( 31 downto 2 )||
|<linty-anchor href="//plasma.vhd#51">byte_we</linty-anchor>|out|std_logic_vector ( 3 downto 0 )||
|<linty-anchor href="//plasma.vhd#52">data_write</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//plasma.vhd#53">data_read</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//plasma.vhd#54">mem_pause_in</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma.vhd#55">no_ddr_start</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma.vhd#56">no_ddr_stop</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma.vhd#58">gpio0_out</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//plasma.vhd#59">gpioA_in</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)