[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - plasma_3e

## Summary

| Name | Location | Description |
| --- | --- | --- |
|plasma_3e|<linty-anchor href="//plasma_3e.vhd#19">plasma_3e.vhd#19</linty-anchor>||
## Instantiations

Count: 1

| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| TOP | <linty-anchor href="/plasma_3e.vhd#19">plasma_3e.vhd#19</linty-anchor> |  | [<img title="View Instantiation Details" src="/_static/images/icon_details.png" style="max-height: 25px; width: auto;" alt="View Instantiation Details">](module_13/instantiation_1.md) |


## Generics

Count: 4

| Name | Type | Default value | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//plasma_3e.vhd#20">memory_type</linty-anchor>|string|"DUAL_PORT_"||
|<linty-anchor href="//plasma_3e.vhd#21">log_file</linty-anchor>|string|"UNUSED"||
|<linty-anchor href="//plasma_3e.vhd#22">ethernet</linty-anchor>|std_logic|'0'||
|<linty-anchor href="//plasma_3e.vhd#23">use_cache</linty-anchor>|std_logic|'1'||
## Ports

Count: 49

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//plasma_3e.vhd#24">CLK_50MHZ</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#25">RS232_DCE_RXD</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#26">RS232_DCE_TXD</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#28">SD_CK_P</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#29">SD_CK_N</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#30">SD_CKE</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#32">SD_BA</linty-anchor>|out|std_logic_vector ( 1 downto 0 )||
|<linty-anchor href="//plasma_3e.vhd#33">SD_A</linty-anchor>|out|std_logic_vector ( 12 downto 0 )||
|<linty-anchor href="//plasma_3e.vhd#34">SD_CS</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#35">SD_RAS</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#36">SD_CAS</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#37">SD_WE</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#39">SD_DQ</linty-anchor>|inout|std_logic_vector ( 15 downto 0 )||
|<linty-anchor href="//plasma_3e.vhd#40">SD_UDM</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#41">SD_UDQS</linty-anchor>|inout|std_logic||
|<linty-anchor href="//plasma_3e.vhd#42">SD_LDM</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#43">SD_LDQS</linty-anchor>|inout|std_logic||
|<linty-anchor href="//plasma_3e.vhd#45">E_MDC</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#46">E_MDIO</linty-anchor>|inout|std_logic||
|<linty-anchor href="//plasma_3e.vhd#47">E_RX_CLK</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#48">E_RX_DV</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#49">E_RXD</linty-anchor>|in|std_logic_vector ( 3 downto 0 )||
|<linty-anchor href="//plasma_3e.vhd#50">E_TX_CLK</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#51">E_TX_EN</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#52">E_TXD</linty-anchor>|out|std_logic_vector ( 3 downto 0 )||
|<linty-anchor href="//plasma_3e.vhd#54">SF_CE0</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#55">SF_OE</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#56">SF_WE</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#57">SF_BYTE</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#58">SF_STS</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#59">SF_A</linty-anchor>|out|std_logic_vector ( 24 downto 0 )||
|<linty-anchor href="//plasma_3e.vhd#60">SF_D</linty-anchor>|inout|std_logic_vector ( 15 downto 1 )||
|<linty-anchor href="//plasma_3e.vhd#61">SPI_MISO</linty-anchor>|inout|std_logic||
|<linty-anchor href="//plasma_3e.vhd#63">VGA_VSYNC</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#64">VGA_HSYNC</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#65">VGA_RED</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#66">VGA_GREEN</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#67">VGA_BLUE</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_3e.vhd#69">PS2_CLK</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#70">PS2_DATA</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#72">LED</linty-anchor>|out|std_logic_vector ( 7 downto 0 )||
|<linty-anchor href="//plasma_3e.vhd#73">ROT_CENTER</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#74">ROT_A</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#75">ROT_B</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#76">BTN_EAST</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#77">BTN_NORTH</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#78">BTN_SOUTH</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#79">BTN_WEST</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_3e.vhd#80">SW</linty-anchor>|in|std_logic_vector ( 3 downto 0 )||


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)