[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - plasma_if

## Summary

| Name | Location | Description |
| --- | --- | --- |
|plasma_if|<linty-anchor href="//plasma_if.vhd#18">plasma_if.vhd#18</linty-anchor>||
## Instantiations

Count: 0

## Generics

Count: 0

## Ports

Count: 16

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//plasma_if.vhd#19">clk_in</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_if.vhd#20">reset</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_if.vhd#21">uart_read</linty-anchor>|in|std_logic||
|<linty-anchor href="//plasma_if.vhd#22">uart_write</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_if.vhd#24">ram_address</linty-anchor>|out|std_logic_vector ( 31 downto 2 )||
|<linty-anchor href="//plasma_if.vhd#25">ram_data</linty-anchor>|inout|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//plasma_if.vhd#26">ram_ce1_n</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_if.vhd#27">ram_ub1_n</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_if.vhd#28">ram_lb1_n</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_if.vhd#29">ram_ce2_n</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_if.vhd#30">ram_ub2_n</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_if.vhd#31">ram_lb2_n</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_if.vhd#32">ram_we_n</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_if.vhd#33">ram_oe_n</linty-anchor>|out|std_logic||
|<linty-anchor href="//plasma_if.vhd#35">gpio0_out</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//plasma_if.vhd#36">gpioA_in</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)