[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - uart

## Summary

| Name | Location | Description |
| --- | --- | --- |
|uart|<linty-anchor href="//uart.vhd#21">uart.vhd#21</linty-anchor>||
## Instantiations

Count: 1

| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| u3_uart | <linty-anchor href="/plasma.vhd#266">plasma.vhd#266</linty-anchor> |  | [<img title="View Instantiation Details" src="/_static/images/icon_details.png" style="max-height: 25px; width: auto;" alt="View Instantiation Details">](module_20/instantiation_1.md) |


## Generics

Count: 1

| Name | Type | Default value | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//uart.vhd#22">log_file</linty-anchor>|string|"UNUSED"||
## Ports

Count: 10

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//uart.vhd#23">clk</linty-anchor>|in|std_logic||
|<linty-anchor href="//uart.vhd#24">reset</linty-anchor>|in|std_logic||
|<linty-anchor href="//uart.vhd#25">enable_read</linty-anchor>|in|std_logic||
|<linty-anchor href="//uart.vhd#26">enable_write</linty-anchor>|in|std_logic||
|<linty-anchor href="//uart.vhd#27">data_in</linty-anchor>|in|std_logic_vector ( 7 downto 0 )||
|<linty-anchor href="//uart.vhd#28">data_out</linty-anchor>|out|std_logic_vector ( 7 downto 0 )||
|<linty-anchor href="//uart.vhd#29">uart_read</linty-anchor>|in|std_logic||
|<linty-anchor href="//uart.vhd#30">uart_write</linty-anchor>|out|std_logic||
|<linty-anchor href="//uart.vhd#31">busy_write</linty-anchor>|out|std_logic||
|<linty-anchor href="//uart.vhd#32">data_avail</linty-anchor>|out|std_logic||


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)