[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - control

## Summary

| Name | Location | Description |
| --- | --- | --- |
|control|<linty-anchor href="//control.vhd#27">control.vhd#27</linty-anchor>||
## Instantiations

Count: 1

| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| u3_control | <linty-anchor href="/mlite_cpu.vhd#217">mlite_cpu.vhd#217</linty-anchor> |  | [<img title="View Instantiation Details" src="/_static/images/icon_details.png" style="max-height: 25px; width: auto;" alt="View Instantiation Details">](module_4/instantiation_1.md) |


## Generics

Count: 0

## Ports

Count: 16

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//control.vhd#28">opcode</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//control.vhd#29">intr_signal</linty-anchor>|in|std_logic||
|<linty-anchor href="//control.vhd#30">rs_index</linty-anchor>|out|std_logic_vector ( 5 downto 0 )||
|<linty-anchor href="//control.vhd#31">rt_index</linty-anchor>|out|std_logic_vector ( 5 downto 0 )||
|<linty-anchor href="//control.vhd#32">rd_index</linty-anchor>|out|std_logic_vector ( 5 downto 0 )||
|<linty-anchor href="//control.vhd#33">imm_out</linty-anchor>|out|std_logic_vector ( 15 downto 0 )||
|<linty-anchor href="//control.vhd#34">alu_func</linty-anchor>|out|alu_function_type||
|<linty-anchor href="//control.vhd#35">shift_func</linty-anchor>|out|shift_function_type||
|<linty-anchor href="//control.vhd#36">mult_func</linty-anchor>|out|mult_function_type||
|<linty-anchor href="//control.vhd#37">branch_func</linty-anchor>|out|branch_function_type||
|<linty-anchor href="//control.vhd#38">a_source_out</linty-anchor>|out|a_source_type||
|<linty-anchor href="//control.vhd#39">b_source_out</linty-anchor>|out|b_source_type||
|<linty-anchor href="//control.vhd#40">c_source_out</linty-anchor>|out|c_source_type||
|<linty-anchor href="//control.vhd#41">pc_source_out</linty-anchor>|out|pc_source_type||
|<linty-anchor href="//control.vhd#42">mem_source_out</linty-anchor>|out|mem_source_type||
|<linty-anchor href="//control.vhd#43">exception_out</linty-anchor>|out|std_logic||


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)