[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - eth_dma

## Summary

| Name | Location | Description |
| --- | --- | --- |
|eth_dma|<linty-anchor href="//eth_dma.vhd#22">eth_dma.vhd#22</linty-anchor>||
## Instantiations

Count: 0

## Generics

Count: 0

## Ports

Count: 21

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//eth_dma.vhd#23">clk</linty-anchor>|in|std_logic||
|<linty-anchor href="//eth_dma.vhd#24">reset</linty-anchor>|in|std_logic||
|<linty-anchor href="//eth_dma.vhd#25">enable_eth</linty-anchor>|in|std_logic||
|<linty-anchor href="//eth_dma.vhd#26">select_eth</linty-anchor>|in|std_logic||
|<linty-anchor href="//eth_dma.vhd#27">rec_isr</linty-anchor>|out|std_logic||
|<linty-anchor href="//eth_dma.vhd#28">send_isr</linty-anchor>|out|std_logic||
|<linty-anchor href="//eth_dma.vhd#30">address</linty-anchor>|out|std_logic_vector ( 31 downto 2 )||
|<linty-anchor href="//eth_dma.vhd#31">byte_we</linty-anchor>|out|std_logic_vector ( 3 downto 0 )||
|<linty-anchor href="//eth_dma.vhd#32">data_write</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//eth_dma.vhd#33">data_read</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//eth_dma.vhd#34">pause_in</linty-anchor>|in|std_logic||
|<linty-anchor href="//eth_dma.vhd#36">mem_address</linty-anchor>|in|std_logic_vector ( 31 downto 2 )||
|<linty-anchor href="//eth_dma.vhd#37">mem_byte_we</linty-anchor>|in|std_logic_vector ( 3 downto 0 )||
|<linty-anchor href="//eth_dma.vhd#38">data_w</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//eth_dma.vhd#39">pause_out</linty-anchor>|out|std_logic||
|<linty-anchor href="//eth_dma.vhd#41">E_RX_CLK</linty-anchor>|in|std_logic||
|<linty-anchor href="//eth_dma.vhd#42">E_RX_DV</linty-anchor>|in|std_logic||
|<linty-anchor href="//eth_dma.vhd#43">E_RXD</linty-anchor>|in|std_logic_vector ( 3 downto 0 )||
|<linty-anchor href="//eth_dma.vhd#44">E_TX_CLK</linty-anchor>|in|std_logic||
|<linty-anchor href="//eth_dma.vhd#45">E_TX_EN</linty-anchor>|out|std_logic||
|<linty-anchor href="//eth_dma.vhd#46">E_TXD</linty-anchor>|out|std_logic_vector ( 3 downto 0 )||


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)