[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - mult

## Summary

| Name | Location | Description |
| --- | --- | --- |
|mult|<linty-anchor href="//mult.vhd#45">mult.vhd#45</linty-anchor>||
## Instantiations

Count: 1

| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| u8_mult | <linty-anchor href="/mlite_cpu.vhd#285">mlite_cpu.vhd#285</linty-anchor> |  | [<img title="View Instantiation Details" src="/_static/images/icon_details.png" style="max-height: 25px; width: auto;" alt="View Instantiation Details">](module_9/instantiation_1.md) |


## Generics

Count: 1

| Name | Type | Default value | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//mult.vhd#46">mult_type</linty-anchor>|string|"DEFAULT"||
## Ports

Count: 7

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//mult.vhd#47">clk</linty-anchor>|in|std_logic||
|<linty-anchor href="//mult.vhd#48">reset_in</linty-anchor>|in|std_logic||
|<linty-anchor href="//mult.vhd#49">a</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//mult.vhd#49">b</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//mult.vhd#50">mult_func</linty-anchor>|in|mult_function_type||
|<linty-anchor href="//mult.vhd#51">c_mult</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//mult.vhd#52">pause_out</linty-anchor>|out|std_logic||


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)