[Back to Package Report](../package_1.md#component-definitions)

<br>

# Component - bus_mux

## Summary

| Name | Location | Description |
| --- | --- | --- |
|bus_mux|<linty-anchor href="//mlite_pack.vhd#274">mlite_pack.vhd#274</linty-anchor>||


## Generics

Count: 0



## Ports

Count: 15

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//mlite_pack.vhd#275">imm_in</linty-anchor>|in|std_logic_vector ( 15 downto 0 )||
|<linty-anchor href="//mlite_pack.vhd#276">reg_source</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//mlite_pack.vhd#277">a_mux</linty-anchor>|in|a_source_type||
|<linty-anchor href="//mlite_pack.vhd#278">a_out</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//mlite_pack.vhd#280">reg_target</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//mlite_pack.vhd#281">b_mux</linty-anchor>|in|b_source_type||
|<linty-anchor href="//mlite_pack.vhd#282">b_out</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//mlite_pack.vhd#284">c_bus</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//mlite_pack.vhd#285">c_memory</linty-anchor>|in|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//mlite_pack.vhd#286">c_pc</linty-anchor>|in|std_logic_vector ( 31 downto 2 )||
|<linty-anchor href="//mlite_pack.vhd#287">c_pc_plus4</linty-anchor>|in|std_logic_vector ( 31 downto 2 )||
|<linty-anchor href="//mlite_pack.vhd#288">c_mux</linty-anchor>|in|c_source_type||
|<linty-anchor href="//mlite_pack.vhd#289">reg_dest_out</linty-anchor>|out|std_logic_vector ( 31 downto 0 )||
|<linty-anchor href="//mlite_pack.vhd#291">branch_func</linty-anchor>|in|branch_function_type||
|<linty-anchor href="//mlite_pack.vhd#292">take_branch</linty-anchor>|out|std_logic||


<br>

[Back to Package Report](../package_1.md#component-definitions)