Why is this an issue?

Top-level input ports should not be used within multiple clock domains.