Why is this an issue?

A dedicated clock management module brings a lot in terms of reuse and portability. Because all vendor-specific clocking elements such as PLLs, clock multiplexers and clock buffers are generated within the same module, it is easier to replace this module to target other FPGAs.