Why is this an issue?

Even if it is supported by some tools, empty assignment pattern literals are not allowed by SystemVerilog standard. Refrain using such a syntax to keep your code portable.

How to fix it

Code examples

Noncompliant code example

int foo[] = '{};