Why is this an issue?

Formatting multi-bit nets with the %v specifier is not allowed in SystemVerilog.

Even if most tools allow it, refrain from using this syntax to keep your code portable.

How to fix it

Code examples

Noncompliant code example

module fly;
  wire [3:0] w;
  initial $display("%v", w);
endmodule