SystemVerilog standard does not allow using unsized types in concatenations.
Even if most tools support this syntax, refrain from using it to keep your code portable.
longint i = {1, 2};