Why is this an issue?

Signal initialization depending on other signals are ignored.

How to fix it

Code examples

Noncompliant code example

entity fly is
  port(
    i1 : in std_logic;
    ...
  )
end;

architecture dream of fly is
  signal sleep : std_logic := i1; // Noncompliant
begin
  ...
end case;